Fabrication of Heterogeneous 3D LSI
We have been developing various kinds of heterogeneous 3D LSIs using 3D super-chip technology. A 3D-stacked image sensor chip is one example of these heterogeneous 3D LSIs. Our 3D-stacked image sensor chip is composed of CMOS image sensor (CIS) layer, correlated double sampling circuit (CDS) layer, and analog-to-digital converter (ADC) array layer. One image frame with 320×240 pixels is divided into 20×15 image processing blocks. Each block is composed of 256 CIS pixel circuits, one CDS circuit, and one ADC circuit which are electrically connected TSVs. The CIS chip was fabricated using 0.18-μm front-side illumination CMOS image sensor technology. Each pixel is designed with 10μm×10μm size and one image processing block has 255 pixels and one Cu TSV with the diameter of 5μm. The CDS chip and ADC chip were fabricated using 0.18-μm CMOS technology and 90-nm CMOS technology, respectively. Each chip has 5×5mm 2 size. We stacked these chips by a novel chip-based heterogeneous integration technology. The comer-cially available 2D chips are processed and integrated in chip-level. First of all, before stacking three kinds of chips, Cu/Sn microbumps are formed on the surface of each chip. Each functional chip with Cu/Sn microbumps is glue-bonded temporally to a supporting glass substrate and thinned down to 40µm thickness. Via holes with 5µm dia. are etched from the backside of Si substrate. The dielectric liner at the bottom of hole is etched by dry etching. Then holes are filled with Cu by elctroplating. Next Cu and Sn electroplating are used to form backside Cu/Sn microbumps. By repeating these processes, we fabricated 3D-stacked image sensor. The bird's-eye view and crosssectional image of the fabricated 3D-stacked image sensor are shown in Figs. 2 and 3 . We have confirmed basic function of this 3D-stacked image sensor chip.
Conclusion
We have proposed a new 3D heterogeneous integration technology called a super-chip technology using SAE (Self-Assembly and Electrostatic) bonding which makes use of the surface tension of liquid for chip alignment and the electrostatic force for bonding. We have fabricated and evaluated a 3D-stacked image sensor chip as one example of heterogeneous 3D LSIs using 3D super-chip technology. 
